Department of Electrical and Electronics Engineering

PROCEDURE FOR REGISTERING SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT DESIGN IN INDIA

25 Oct 2025

5:15 PM - 7:15 PM

Department of Electrical and Electronics Engineering Organises Guest Lecture on PROCEDURE FOR REGISTERING SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT DESIGN IN INDIA Mrs.N.Kumutha Project Scientist - II, TNSCST, Chennai, Tamilnadu, India PROCEDURE FOR REGISTERING SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT DESIGN IN INDIA

Faculty of Architecture and Planning

Faculty of Engineering and Technology

Faculty of Computing Science and Applications

Faculty of Commerce

Faculty of Management Studies

Faculty of Science and Humanities

Committees

Controller of Examination

Department of electrical and electronics

events